Category Archives: XCell Articles Four

Continuation of the Xcell Journal Articles

Making XDC Timing Constraints Work for You

Facebooktwittergoogle_plusredditpinterestlinkedinmail

xdc

Completing the RTL design is one part of getting
your FPGA design production-ready.
The next challenge is to ensure the design
meets its timing and performance requirements
in the silicon. To do this, you will often need to
define both timing and placement constraints.
Let’s take a look at how to create and use both
of these types of constraints when designing systems
around Xilinx® FPGAs and SoCs

Link

Facebooktwittergoogle_plusredditpinterestlinkedinmail