MicroZed Chronicles: Multi-Gigabit Transceivers
One aspect of FPGA design that we haven’t really examined is multi-gigabit transceivers (MGT). These transceivers are available in many...
top of page
ADIUVO ENGINEERING BLOG
Search
Adam Taylor
May 19, 20212 min read
MicroZed Chronicles: RFSoC Studio
One of the most common requests I get via my consultancy is about the RFSoC and how its capabilities can be leveraged. If you haven’t...
Adam Taylor
May 5, 20213 min read
MicroZed Chronicles: Custom Board Design? What if something doesn’t work?
A couple of weeks ago I was working to bring up the sensors connected to the I2C and SPI interfaces on the custom SensorsThink Smart...
Adam Taylor
Apr 28, 20212 min read
MicroZed Chronicles: Working with PYNQ Register Maps
I use PYNQ a lot and one of the things I have been meaning to blog about is how it interacts with hardware. Whether it’s a custom overlay...
Adam Taylor
Apr 14, 20213 min read
MicroZed Chronicles: Having Fun with the Basys3 Artix-7 FPGA Development Board
I recently hosted two webinars for Crowd Supply on how to create a fun, breakout Pong-type game on the Basys3 board. The class was not...
Adam Taylor
Apr 2, 20213 min read
MicroZed Chronicles: Smart Sensor IOT Board Getting USB Up and Running
The smart sensor IOT board we developed contains several interfaces that really require the use of an operating system to get them up and...
adam@adiuvoengineering.com
Mar 26, 20211 min read
Electronic Engineering Guide - A 57 Page Guide
A simple engineering guide which covers Electronic Design Flow Capacitor and Resistor Selection Grounding Power Distribution Thermal...
Adam Taylor
Mar 12, 20211 min read
SensorsThink Smart Sensor IoT Board Schematic
If you have been following along my latest blog posts on Configuring Zynq and Validating Memory for a Custom Board or Embedded Hour...
Adam Taylor
Nov 18, 20203 min read
MicroZed Chronicles: Using Analysis View in Vitis and Vivado
One of the most useful views available in both Vivado HLS and Vitis HLS is the analysis view.
Adam Taylor
Nov 12, 20203 min read
MicroZed Chronicles: Free Virtual Workshops On-Demand
This past summer, I was lucky to present several detailed virtual workshops on Vivado, PYNQ, Vitis, and more. They are available on-demand.
Adam Taylor
Nov 4, 20203 min read
MicroZed Chronicles: AXI Stream Verification IP
The AXI Stream VIP is extremely useful when we want to generate signal and image processing IP that use AXI Stream for interfacing.
Adam Taylor
Oct 19, 20204 min read
Using SLX FPGA in Vitis bottom up flow
Last year, I examined SLX FPGA and used it to optimize IP Cores for implementation in Vivado looking at security and industrial algorithms.
Adam Taylor
Oct 7, 20203 min read
MicroZed Chronicles: A look at the new Trenz TE0802
I recently received the new Trenz TE0802 development board, designed and manufactured by Digilent partner Trenz Electronic.
Adam Taylor
Sep 30, 20204 min read
MicroZed Chronicles: Vivado Simulator Interface – Using C Test Benches on HDL
For complex algorithms, it is often a good idea to first create a model which defines the algorithm’s behavior.
adam@adiuvoengineering.com
Sep 23, 20204 min read
MicroZed Chronicles: Introduction to RTL Simulation and XSIM
No matter how captured (RTL, HLS, Model Driven), all programmable logic designs should start with agreed requirements that define the...
Adam Taylor
Sep 16, 20203 min read
MicroZed Chronicles: RTL Design Verification Techniques
So, before we look in more detail at Vivado XSIM, let’s first understand the entire verification landscape and what we are trying to achieve
Adam Taylor
Sep 9, 20203 min read
MicroZed Chronicles: UltraFast Design Methodologies
Using Xilinx UltraFast design methodologies can offer significant benefits when implementing designs.
Adam Taylor
Sep 2, 20203 min read
MicroZed Chronicles: Quality of Result
In this blog we explore the Quality of Result Assessment (QoRA) and Quality of Result Suggestions (QoRS).
Adam Taylor
Sep 1, 20203 min read
How to Install Vitis
This blog will break down step-by-step how to download and install the Vitis IDE from Xilinx.
bottom of page