Last week we examined several techniques for generating non-integer clock divisions in our FPGA if no PLL was available or we couldn’t...