Silexica has released a plugin for Vitis HLS 2020.2 that adds a new pragma that performs loop interchange.

Last year, I examined SLX FPGA and used it to optimize IP Cores for implementation in Vivado looking at security and industrial algorithms.