One of the most challenging areas in logic design is creating the correct timing constraints.

​

Get it wrong, and not only does your design not achieve the desired performance, but the implementation time may also take longer.

 

This webinar will examine not only how to define timing constraints which we can use for our AMD FPGAs but also how to investigate and correct timing errors (should they occur).

​

This webinar will examine the following:

• What is timing closure?

• What is its objective?

• What does timing success look like in AMD devices?

• Challenges and impacts on projects presented by timing closure

• Clocks and clocking resources in programmable logic

• What are constraints?

• Clock Domain Crossing

• Timing closure approach

• Analyzing timing closure violations

• Leveraging of reports

• Example walk through of a project failing timing closure, identifying and addressing issues

 

As always, this will be an interactive session with questions and comments encouraged throughout the webinar.

​

All examples will be presented using AMD Vivado™ Design Suite 2024.1

​

​

Workshop Materials:

Download the lab book and slides here. 

​

​

​

​